Abstract-This paper presents a second-order CMOS companding filter that exhibits a limit cycle. The filter employs the quasi-quadratic law of the MOS transistor in strong inversion and saturation to achieve compression together with a Class-AB topology to extend the dynamic range. In the zeroinput case, the filter operates in the manner expected of an externally-linear circuit. However, when a standard linear IC design technique is applied to it, unwanted zero-input sustained oscillations may be observed. Simulations and measurement results from a semi-custom realization in a 0.8µm CMOS process are used to explore this behavior.
INTRODUCTION
Companding filters are externally-linear internallynonlinear circuits employing the large-signal nonlinear current-voltage characteristic of a transistor in such a way as to obtain linear input-output behavior [1] . In these filters the input voltages are compressed in a nonlinear manner, then processed, and finally expanded at the output to recover overall input-output linearity. This is achieved by connecting in a particular manner nonlinear cells, usually employing transistor circuit topologies known as translinear loops [2] - [3] . When the nonlinear I-V characteristic of a BJT transistor (or MOS transistor in weak inversion) is employed such systems are also known as log-domain and square-root domain (SRD) when the quadratic law of a MOS is used instead.
Although the companding technique permits the design of filters featuring small distortion levels, large signal-to-noise ratios, low supply voltages, and wide bandwidths, it may also give rise to externally-nonlinear behavior. The occurrence of unwanted limit-cycle behavior in log-domain filters is reported in [4] and investigated in [5] . The appearance of multiple operating points in such filters is discussed in [6] . So far, these nonlinear phenomena have been reported only in log-domain filters and more recently in instantaneously digital companding [7] . This paper shows that square root-domain filters may also suffer from external nonlinearity. To this end, a fully-differential class-AB second-order SRD filter is designed, and then modified according to a standard linear IC design technique, i.e. any pair of equal-value capacitors, each connected between a node and ground, is replaced with a single half-sized floating capacitor, placed between those nodes. This saves IC area, but may induce zero-input limitcycle behavior under particular conditions. This unwanted nonlinear behavior is comprehensively analyzed through circuit simulations and confirmed by performing measurements on a semi-custom IC realization implemented in a 0.8 µm CMOS technology.
The paper is organized as follows. Section II provides the Class-AB SRD filter design. Simulations and measurements of the limit cycle behavior in a fabricated prototype are introduced and discussed in Section III. Finally several conclusions are drawn in Section IV.
II. FILTER DESIGN
This section presents the SRD filter. The synthesis method is based on linear g m -C filters as the linear prototype. Such a g m -C filter is translated to a companding version through a nonlinear map. Thus, the prototype linear transconductors gm are converted to nonlinear equivalents G M leading to the companding G M -C counterpart [8] . Fig. 1 shows the second-order linear g m -C filter chosen as basic prototype for the realization of the companding filter. The filter is implemented with four linear transconductors and two linear capacitors. The input and output voltages are v in and v 2 respectively. The filter is a second-order low-pass filter with cut-off frequency ω o , dc gain K, and Q factor given by: . , , (2) In order to derive the SRD equivalent of (2), a nonlinear mapping, based on the quadratic law of MOS transistors operating in strong inversion and saturation (I i in equation (3)), is applied to voltages v in , v 1 and
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This work has been supported by Science Foundation Ireland where R is a resistance which allows a suitable current-tovoltage conversion, and v Ci , β, and V T denote the gate-source voltage, the transconductance parameter, and the threshold voltage of a MOS transistor respectively. Substituting (3) into (2), applying the chain rule, and solving for v C1 and v C2 , the companding filter equivalent of (2) is found to be:
Equation (4) (4) it follows that the current-voltage characteristic of G M with input node i and output node j is described by: Fig. 2 . Class-A second-order SRD GM-C filter. It is derived from the gm-C linear prototype of Fig. 1 by substituting linear transconductors gm with nonlinear equivalents GM.
Several practical transistor-level implementations of (5) have been reported in the literature [3] , [9] . In this paper the implementation of the nonlinear transconductor G M employs multiple coupled MOS translinear (TL) loops [3] . Such an implementation is shown in Fig. 3 for clarity. The aspect ratios of the MOSFETs employed in the nonlinear transconductor in Fig. 3 are shown in Table I . 
B. Class-AB SRD filter
The design of the class-AB SRD filter, employing the technique described in [2] , [4] , is based on the use of two identical Class-A filters of the type shown in Fig. 2 , a current splitter, and a current subtraction stage, as depicted in Fig. 4 . Note that we use the simplest form of a Class-AB topology i.e., without local positive feedback between capacitors in order to highlight that appearance of the limit cycle is due to the interactions between Class-A filters. In Fig. 4 Fig. 4 . Class-AB second-order SRD filter. The circuit employs two identical class-A filters together with a current splitter and a current subtraction stage.
The current splitter employed in the design is based on the well-known Class-AB transconductor [3] (Fig. 5) . In Table I . This convenient feature, providing the entire filter with a modular structure, serves to reduce the effect of mismatches in the layout. 
III. LIMIT CYCLE BAHAVIOUR
In the zero-input case, the class-AB second-order filter of Fig. 4 operates as expected. In internally-linear fullydifferential circuits it is usual to replace any pair of equalvalue capacitors, each connected between a node and ground, with a single half-sized floating capacitor, placed between those nodes. This standard linear IC design technique reduces by a factor of 4 the total area occupied by capacitors. However, when it is applied to internally-nonlinear circuits, it may lead to the emergence of externally-nonlinear behavior even for zero input. So far such unwanted behavior has been observed and investigated in the logarithmic domain [5] , but has not yet been explored in other forms of companding filters. Through PSpice simulations and then verified by measurement results, it was noted that the limit cycle frequency depends strongly on the parasitic capacitances (added by G m input-output, layout and board) from V C1+ , V C1-, V C2+ , and V C2-to ground (see Fig. 4 ). To provide more insight, simulations were carried out using the level 1 model for MOS transistors and adding equal grounded linear capacitances of 1pF, 2pf, and 3pf to those nodes. These simulations resulted in oscillation frequencies of 2 MHz, 1.4 MHz, and 1 MHz, respectively.
A 0.8 μm CMOS technology process was used to produce a semi-custom IC realization of the floating-capacitor filter. In the measurements, circuit parameters were chosen as in the previously mentioned simulation, but I o =0.25 µA, and capacitances C 1 =C 2 =0.5 nF were external. Fig. 7 shows the zero-input limit cycle. The solid line shows measurement results from the fabricated prototype and the dashed line shows PSpice simulations using BSIMv3.3 model for MOS transistors. The waveform shapes agree qualitatively, and in both cases the frequency is approximately 100 kHz. This low frequency is due to the grounded large board parasitic capacitances in the measurement setup with values of 50pF approximately. These extra capacitances were added to the PSpice schematic to obtain the plot in dashed line of Fig. 7 . In both PSpice simulations and measurements also showed that the frequency and amplitude of the limit cycle could be tuned by means of quiescent current of the input stage Fig. 5 i.e., by I o in (8) . Such a relation is nonlinear and further research needs to be done in order to model it properly. For instance, in the case of the fabricated prototype, the amplitude of the limit cycle could vary from 0 V to 1.3 V for I o from 0.1 μA to 10 μA.
IV. CONCLUSIONS
Companding filters have attracted the attention of IC designers looking for innovative approaches to meet today's tight system requirements for large signal-to-noise ratios, low distortion levels, low power consumption, and high speed. However, after the application of a standard linear IC design technique, one form of companding filters, where analog processing occurs in the logarithmic domain, was found to behave in an externally-nonlinear fashion. This paper showed how this flaw is also featured also by another form of companding filters, which process the signals in the square root domain. In particular, the zero-input oscillations experienced by a class-AB second-order SRD filter were investigated. Simulation and measurement results from a semi custom realization were provided to probe this nonlinear behavior. Regarding simulations it was shown that level 1 model in MOS transistors is enough to predict the limit cycle behavior. Measurement results confirmed all the behavioral observations found in the simulator, but the wave shapes differ from measurement results. Thus a more detailed model of these circuits is required. Since both log-domain and SRD filters may experience external nonlinearity, it would be interesting to investigate whether this is a feature common to all forms of companding filters.
